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Abstract 
An ultra low power dissipation incremental sigma-delta (ΣΔ) ADC is presented in this paper. The operational 
amplifier is replaced by a simple inverter, which reduces the power dissipation and save areas considerably. A 
second-order cascaded integrator, which is composed of a ripple counter and an accumulator is used as digital filter. 
Simulated results indicate that the ΣΔ can achieve 12ibt resolution with only 92.8uW power dissipation in 1.8V and 
1.2V analog  and digital power supply respectively. 
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1. Introduction 
Sigma-delta (ΣΔ) analog-to digital (A/D) converters are widely used in telecommunication and 
multimedia applications since it has several advantages of simple and compact architecture, low power 
consumption, especially at low sampling rates, no component matching required and relaxed component 
accuracy and high resolution possible. However the classical ΣΔ architectures are not well suited for 
instrumental and measurement (I&M) application, in which very high absolute accuracy and linearity, and 
very low offset and gain errors are required in addition to high dynamic range and signal-to-noise ratio 
(SNR). Incremental ΣΔ A/D is well matched to the requirement of (I&M) applications, as it can provide 
precise high-resolution conversion with low offset and gain errors and for high-order structures, the 
conversion time can be relatively short [1]. 
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In portable equipments, low power consumption is the most important consideration. Operational 
amplifier the active feedback element consumes the most part of power dissipation. In this paper, the 
operational amplifier is replaced by an inverter which has the ability to operate with very low supply 
voltages, even when the supply voltage is not large enough to turn on the transistors. Hence the power 
consumption can be reduced considerably. A second-order incremental inverter-based ΣΔ AD converter is 
presented in this paper. The ADC can achieve 12 bit resolution with excellent power efficiency. 
2. The incremental ΣΔ modulator 
The incremental ADC is a hybrid of Nyquist-rate dual slope converter and a ΣΔ one. The main 
difference to a dual-slope ADC is that the integration of input and reference is performed separately in 
dual-slope ADC, where in incremental one, they are alternating. The main difference to a conventional ΣΔ 
ADC is that the converter does not operate continuously, both the analog and digital integrators are need 
reset after each conversion. The architecture of incremental ΣΔ ADC is shown in figure1[2]. 
 
Fig. 1.Simple architecture of incremental ΣΔ modulator 
3. Operation of inverter-based SC integrator 
Typical switched capacitor (SC) integrator using an operation amplifier (OPA) with two phase clocks: 
sampling and integration phase. However the OPA dissipate the most power dissipation and area of the 
circuit. Instead of and OPA, a logic inverter can be used as an amplifier in SC integrator as shown in 
figure 2[3,4]. As an inverter has only one input, it can not provide inherent virtual ground. When a closed 
loop is formed, the input node of the inverter can be expressed as 
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Where A is the DC-gain of the inverter, vci is the voltage across integration capacitance CI. Therefore 
the input of inverter is kept closed to the offset voltage of the inverter and the amount of charge 
transferred to CI during 2φ  phase is ( )S I OFFC v V− . As VOFF is sensitive to device size, threshold voltage, 
supply voltage and process variation, and offset cancellation scheme is required. 
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     Fig. 2 .Simple inverter-based SC integrator                          Fig. 3 Inverter-based SC integrator with auto-zeroing 
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An auto-zeroing technique can be introduced to cancel the offset and form a virtual ground. The 
proposed auto-zero inverter-based SC integrator is shown in figure 3. In 1φ  phase, the input signal is 
sampled into the sampling capacitance CS, the input and output of inverter is shorted to form a unity gain 
configuration and VOFF is sampled into CC. At the beginning of 2φ  phase, one end of CS is connected to 
ground, so the point of VG becomes –VI, and the point of VX becomes VOFF-VI. Based on the analysis 
previous, when a closed loop formed, the VX should be VOFF due to the negative feedback formed through 
CI, this forces VG to be the signal ground because CC holds VOFF. Thus the node VG can be considered as a 
virtual ground and the charge in CS should be transferred into CI. The relationship between the input and 
output of the inverter-based SC integrator is given by 
( 1/ 2) ( ) ( 1)S I I O I OC v n C v n C v n+ + = +                                                                                                                                    (2) 
And the transfer function in z-domain is given by 
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4. Implementation of second-order inverter-based incremental sigma-delta ADC 
4.1. Sigma-delta modulator 
Figure 4 shows the circuit diagram of the second-order inverter-based incremental ΣΔ modulator. 
Single-loop configuration is applied for its simple architecture and good stability. Due to the 
oversampling technique, the sampling capacitance could be a very small value. Based on the requirement 
of 12bit resolution, the minimum sampling capacitance is calculated to be 40fF. In this design the first 
and second sampling capacitance are both selected to be 50fF, which is sufficient for 74dB peak-SNR, the 
first integration capacitance is 200f, the second one is 100fF, and the both auto-zeroing capacitance are 
50fF. The total capacitance of the ΣΔ modulator is only 0.5pF. All the switches are implemented with 
NMOS only. The common-mode and supply voltages are chosen to 0.9V and 1.8V. To guarantee an 
adequately low on-resistance the supply voltage of switch control signal is boosted to 3.3V. The 
modulator uses non-overlapping clocks with delayed falling edges preventing signal-dependent charge 
injection. 
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Fig. 4. Circuit diagram of the second-order inverter-based incremental ΣΔ modulator 
For a single-bit ΣΔ modulator, the requirement for the quantizer is quite relaxed as non-idealities can 
be largely suppressed. The one-bit quantizer in this design is realized with a dynamic comparator with a 
SR latch shown in figure 5. The whole comparator is purely dynamic circuit, which is very power 
efficient. The total dynamic current of the comparator is only 18uA.  
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Fig. 5 .Dynamic comparator 
4.2. Digital filter 
The digital filter produces n-bit digital output representing the output from the ΣΔ modulator’s bit-
stream. The classical ΣΔ ADC commonly employs sinc-filter composed of a cascade of integrators and 
differentiators for digital filter, which occupies the most areas and dissipates a great deal of power 
dissipation. However to the incremental ΣΔ ADC, a second-order cascaded integrator filter is sufficient, 
which is composed of a ripple counter for the first integrator and an accumulator for the second one[5]. In 
order to save power dissipation, the power supply for digital filter is chosen 1.2V. For the target 
resolution, the required clock cycles which is the oversampling ration also can be calculated with the 
decimation filter. Similarly to the modulator, the digital filter also need to be reset before every ADC 
cycle. 
5. Results and discussions 
The circuit is implemented with GSMC 0.18 um CMOS technology, and simulated with Cadence 
Spectre tools. Figure 6 shows the inverter AC simulated results in different technology corners. It 
indicates that bandwidth of the inverter will fluctuate with corners remarkably. Fortunately, it will not 
impact the resolution of the system severely. As the sampling frequency in this design is 50MHz, the 
inverter is chosen to have the bandwidth of 150MHz in tt-corner, and the static current of the inverter is 
only 8uA. The total power dissipation of the incremental sigma-delta ADC is only 92.8uW. Figure 7 is 
the spectrum analysis of the modulator, the result shows that the peak-SNR is 74.3dB, and the effective 
number of bits (ENOB) is 12bit.  
              
Fig. 6 Inverter AC simulated results                                      Fig. 7 Spectrum analysis result of the modulator 
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Although the power supply rejection of an inverter itself is very low compared to that of an 
operational amplifier, the low frequency power noise could be suppressed by offset cancellation of an 
integrator and can be restrained by oversampling technique. Figure 8 shows the simulated power noise 
suppression, the above one is the power supply noise and the below is the integrator output spectrum. It 
clearly shows the second-order noise suppression and low frequency noise attenuation, the in-band power 
noise is suppressed by about 40dB. Figure 9 shows the simulated differential nonlinearity (DNL), the 
DNL is within -0.8/+0.6 LSB for the entire output range in a 12bit resolution. It clearly verified that there 
is no dead bands or missing code with an inverter used for an amplifier. 
     
Fig. 8 Power noise suppression of modulator                                      Fig. 9 DNL of the ΣΔ ADC modulator 
Conclusions 
An ultra low power dissipation inverter-based incremental ΣΔ ADC is proposed. The simulated results 
demonstrates significantly that the inverter-based architecture can improved power efficiency and save 
areas without sacrificing performance and could be compatible with low power supply voltage. The 
propose sigma-delta ADC has strong potential for various low power dissipation applications. 
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